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Abstract : This research will explore a method for using GPS to limit the drift errors in crystal oscillators used to make 
precise timing measurements in astrophysical experiments. This will use the pulse per second (PPS) signal generated by 
global positioning system (GPS) receivers as the “heartbeat” for oscillator. The method will be tested out on a detector 
built at the University of Minnesota to measure the energy and time of arrival of x-ray/gamma-ray photons from 
astrophysical sources. 
Introduction : All digital electronics use clocks to coordinate actions between processes. The basic architecture of 
all clocks includes an oscillator and a counter which keeps track of the oscillator’s frequency. Oscillators change with age 
and are also affected by various environmental factors including but not limited to temperature, mechanical vibrations 
and magnetic fields [1].  
Experimental Setup : As shown below, a Xilinx Artix-7 FPGA was the target device for implementing this 
algorithm. The device was on development board called Nexys Video. The development board connected to a 
laptop and MATLAB was used for real time data collection and plotting. 
The GPS Receiver used is an OEMStar615.  
Next Steps : 
• Improve resolution of Time interval Error Measurement Unit. 
• Improve time of response of the controller to a few seconds or milliseconds. 
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• Digital to Analog Converter (DAC): Used to change the control voltage to the VCXO. It has a 16-bit resolution. 
• VCXO: Voltage controlled crystal oscillator with center frequency 100MHz is modeled as: 
 𝑃ℎ𝑎𝑠𝑒 𝑟𝑎𝑑 , 𝜃 𝑠 =
2𝜋 ∗ 2500 𝐻𝑧/𝑉 ∗ 𝑉𝑐𝑜𝑛𝑡𝑟𝑜𝑙(𝑠)
𝑠
 
Control voltage ranges from 0 to 3.3V. Converting this to match the DAC’s digital value for simulation purposes and 
transforming to discrete time (sampling time = 1s): 
𝑃ℎ𝑎𝑠𝑒 𝑟𝑎𝑑 , 𝜃 𝑧 =
2𝜋 ∗ 1562.5 ∗ 10−4 ∗ 𝑉𝑐𝑜𝑛𝑡𝑟𝑜𝑙 𝑧
𝑧 − 1
 
• Frequency Divider: Divides the 100 MHz clock to a 1KHz clock with a parallel load of 50,000. This is needed to match 
the PPS high time which is 1ms. 
• Controller: A PI (Proportional-Integral) controller with discrete time transfer function was used: 
𝐾 𝑧 =  
4𝑧 − 2
𝑧 − 1
 
• Proportional constant, 𝐾𝑝 = 4, Integral constant, 𝐾𝑖 = 2 
• Response Time of Controller = ~20 seconds 
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Consequently, this leads to clock drifts which, over of 
period of time accumulate and become significant. 
Through the method proposed subsequently, the 
effort will be to minimize this error by recalibrating 
the clock using the pulse per second signal from a 
GPS receiver.  
The figure on the left shows the amount of drift the 
oscillator used for this research produced over a 
period of 4 hours. This was collected from the timing 
unit in the FPGA described later. From this data, it 
can be seen that the oscillator has a maximum 
absolute drift of about 500 ns. 
Control System : This is the control loop with all the conversions made for simulations. 
Design :  The basic idea of this system is very 
similar to that of a phase locked loop. The 
system consists of the following elements: 
• GPS receiver: Gives the PPS signal 
• Time Interval Error Measurement unit: This 
gives the phase error between the 1KHz 
Actual: 
Goal: 
divided clock and the PPS as shown. The error is calculated by a coarse counter that counts up every rising edge of the 
100MHz clock and resets every rising edge of the 1KHz clock. With the input of the PPS signal, the count at the instance 
is registered as the phase difference. This gives a resolution of 10ns. 
Results : The goal of the controller is to synchronize the clock with the PPS as shown before and to maintain 
that lock throughout. The phase difference appears only at start up and a couple of plots from data collected 
from two different experiments using the setup is shown below. It can be seen that the controller has a response 
time of about 20 seconds and at steady state the absolute error is 20ns as opposed to the 500ns shown before.  
